Structures and methods for interconnects and associated alignment and assembly mechanisms for and between chips, components, and 3d systems

ABSTRACT

Structures and methods for interconnects and associated alignment and assembly mechanisms for and between chips, components, and 3D systems.

RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 15/074,083, filed on Mar. 18, 2016, which in turn is a continuation of U.S. application Ser. No. 14/211,749, filed on Mar. 3, 2014, now U.S. Pat. No. 9,306,255, which in turn claims the benefit of priority of U.S. Provisional Application No. 61/798,018, filed on Mar. 15, 2013, the entire contents of which application(s) are incorporated herein by reference.

GOVERNMENT LICENSE RIGHTS

This invention was made with government support under the contract numbers NNX10CA74C, NNX11AF27G and NNX11CB13C, each awarded by the National Aeronautics and Space Administration, and W31P4Q-12-C-0138 awarded by the U.S. Army, FA8650-11-C-1159 awarded by the U.S. Air Force, and SB-1341-12-SE-0598 awarded by the National Institute of Standards and Technology. The government has certain rights in the invention.

FIELD OF THE INVENTION

The present invention relates generally to structures and methods for interconnects and associated alignment, and more particularly, but not exclusively, to assembly mechanisms for and between chips, components, and 3D systems.

BACKGROUND OF THE INVENTION

There exists a need to create electronic and electromechanical systems often comprising dozens to many thousands of interconnects between subassemblies or modules. Several to many of said subassemblies may require to be joined to provide a solution for the final assembly that includes electrical, thermal, optical, mechanical and other forms of transduction and communication and also provide stability and support for the total assembly.

In building complex multilayer electronic and electro-mechanical systems, particularly those of high complexity, and high value, there remain challenges in building said systems with sufficiently high yield and or low re-work to produce said systems economically. This is particularly true when providing such systems in low quantity or with substantial customization or when providing reconfigurability and re-use of the key subsystems or modules comprising the integrated system.

For example, the desktop computer industry approached a similar but larger volume problem since at least the 1980s by creating motherboards and computer daughter cards with standardized connectors where the card and motherboard could be electrically and mechanically joined by one plugging into arrayed connectors and then being mechanically fastened to a metal chassis, for example, by screws. By doing so, cards could be replaced if defective, swapped to change functionality, and even motherboards replaced as necessary. Such boards and cards may be viewed as functional modules of a desired computer system that could be produced and tested independently of the final integrated computer system. Favorable benefits included not only improved yield and decreased rework, but also reduction in size of the system by allowing the system to become compact in a 3D volume due to the perpendicular interconnect.

This problem however is less straightforward for systems where one or more of the size, complexity, integration, weight, performance, or cost of desired interconnection becomes a limiting factor to produce the desired system. Even cooling such systems, for example in the aforementioned desktop computer, can remain a challenge, since forced air by using multiple fans become a difficult method to remove heat from all locations necessary. Also, thermal conduction through heat pipes and thermal busses and ground planes make modularity a challenge.

One can imagine maintaining the benefits of modularity would be desirable as one scales down in feature size or dimensions and scales up in complexity, functionality, and performance. Indeed this challenge has largely been addressed in modern consumer electronics by increasingly providing the functionality desired within microchips using integrated circuit technology where the size of the device's constituent elements, such as transistors, capacitors, resistors, interconnect metallization, and so on, have substantial improvements in reduced size and increased performance over discrete components. This trend of pushing so much desired functionality into densely integrated chips which are often permanently attached, combined with a rapid obsolescence rate has made it almost commonplace to dispose of the system if it fails; repair is too complicated and/or the cost of such repair exceeds the value of the system.

Compare this situation to one where the value of the components or chips or modules are very high but one or more of the integration density, size, weight, yield, performance and price are limiting factors, such that rework and modularity are required. Add to this the inability for any single semiconductor technology to provide all the performance or functions desired, or there simply being added constraints that make it impractical to integrate all the functions intimately into a chip or wafer level process. For example, a microwave phased array requires many functions, levels of interconnect, routing and distribution of signals and power, and require sophisticated engineering for heat dissipation, particularly as frequency increases and the dimensions available decrease. The area it needs to consume is based on performance limitations of its transmit/receive elements, but are also limited by the frequencies/wavelengths of its operation. For example at lower frequencies like X or S band, the pitch of the needed antenna elements are on a large spacing such that a wafer-level phased array does not appear to make sense even if the performance of the electronic components needed for each element were not the limiting factor. If one needed high power at S band, semiconductor technologies like GaN integrated circuits may be able to provide it, but it would not be economic to waste the un-needed area required by the antenna element spacing for a monolithic semiconductor technology any more than it would make sense to provide the many functions of a computer motherboard through complete integration onto a large semiconductor wafer.

Still there is the desire to combine many complex functions for systems such as phased arrays or mm-wave power amplifiers into the minimum size, volume, and weight possible. For many high end and often low volume applications, for example satellite applications, there is also the desire to not compromise performance.

Previous art has outlined interconnect technologies that can provide the routing and distribution of power and signals from DC to many hundreds of GHz. For example the PolyStrata® technology (a 3D additive build technology) developed and being commercialized by Nuvotronics LLC, Radford Va., USA is one such technology. Its ability to produce multi-layer, low dispersion, high isolation, coaxial and waveguide interconnection, combined with its high thermal conduction and ability to integrate thermal pathways, as well as its ability to interconnect with minimal excess parasitics to monolithic microwave integrated circuits, RF and DC passives, and antenna elements makes it an ideal integration medium, similar to the use of circuit board technology that has integrated chips and other components for electronic applications.

Still the cost, yield, and complexity of the desired components to produce systems that push the edge of the state of the art in electronics may be such that modularity and rework are necessary economically and practically to produce such desired systems. However solving the challenges of modularity and rework when size and performance and even mechanical requirements of the necessary interconnect remains unsolved. Currently microelectronics approaches similar commercial problems using methods such as chip-stacking technology, through-substrate vias, tiered wirebonds, and in some cases attempts to integrate more than one semiconductor technology onto a single wafer. While these approaches may solve certain problems in volume production for reduced size, weight, and interconnection, they are not technologies that readily lend themselves to lower volumes, particularly where it is desired to have relatively un-compromised performance, rework, or modularity.

A further problem in existing electronic and electromechanical systems relates to chip or component interconnects. For instance, traditionally a semiconductor circuit or MEMS device is formed on wafer and then diced or otherwise separated into chips. For example, a MMIC power amplifier circuit made on a GaAs wafer. The chip would be formed with metal pads for probing and bonding to connect to the chip. Typically the back surface of the chip would be connected to a heatsink and electrical ground plane and then the front surface containing the bond pads would be wedgebonded or wirebonded into a surrounding circuit; alternatively the chip may be connected to a leadframe of a chip package, or packaged or used otherwise as is known in the art. In all of these cases, metal connections made by fused small wires such as gold wires, or by solders, are used to electrically join the chip's bond pads typically located around a perimeter of a chip, to the rest of the circuit, or are connected to leads for example of a lead-frame, to package the circuit. In the electronics industry today, high value chips can often be packaged in a manner that they can be inserted and removed from a separately formed chip-socket, said socket typically disposed on a motherboard. The chip socket provides the electrical and sometimes the thermal interfaces to and from the packaged chip. An example of this is the CPU on computer motherboards. Because the CPU is often the most expensive component and because it is desirable to be able to replace it to upgrade or service the computer system, the chip is packaged in a way to work in conjunction with a partner socket, allowing the packaged chip to be removed and replaced—thereby maintaining and improving the serviceability, versatility, and lifetime of the computer system. It remains a desirable and unmet need to reduce the size, mass, and form factor of a chip interconnection system—while improving performance. The performance aspect becomes of increasing interest on its own as frequency of operation of function on the chip increases from several to tens to hundreds of GHz where all aspects of chip become increasingly critical such as material properties, interconnect dimensions, transmission line properties, and any transitions to and from the chip. Thus a chip often must be designed for a specific method of packaging it. For example standards are created using leadframes, bondwires, overmolds and so on. For high frequency applications, for example, the surface mount “quad flat no-lead” or QFN has emerged as a popular approach as a variant of the quad flat packages (QFP). Despite the method of packaging, high value chips must typically be tested before being packaged. It would be desirable to have a system where the bare chip does not need to be additionally packaged in any permanent manner and instead the “bare die” can be inserted and interconnected into the system and still readily be removed to be replaced, without reworking or removing interconnect features from the bare die applied during packaging or assembly. For example, it would be desirable to eliminate the interconnects to a chip that are typically intended to be permanent, such as wirebonds, wedgebonds, beamleads, solder bumps or adhesive layers.

The PolyStrata® technology by Nuvotronics (disclosed in U.S. Pat. Nos. 7,012,489, 7,148,772, 7,405,638, 7,948,335, 7,649,432, 7,656,256, 8,031,037, 7,755,174, and 7,898,356, the contents of which patents are incorporated herein by reference), for example, has addressed the ability to integrate independently fabricated standard connectors including microwave connectors. It also has demonstrated stacked and lateral interconnect through conventional means such as solder joints. Independently fabricated and integrated connectors have the disadvantage of consuming substantial volume, size and even weight compared to the dimensions of chips and PolyStrata® integration substrates. In addition when many such interconnections are needed, substantial joining force and size mismatch become a limiting factor, for example in connecting dozens or hundreds of RF and DC interconnects. As frequency scales to mm-wave and beyond, loss and mismatch also become greater problems. For example, some of those have been described by Nuvotronics in international patent application publication number WO/2013/010108 “Methods of fabricating electronic and mechanical structures,” the contents of which are incorporated herein by reference.

Alternatively direct PolyStrata′ board to board stacking or lateral joining connections between the coaxial RF, DC, waveguide, or thermal pathways may be based on direct solder joints at transition regions typically of the edges or upper or lower surfaces. Those interconnections based on solder joints have the disadvantage of often requiring the reflow of the solder to ensure a stable DC and RF junction that for example can allow testing or use in the field. Such reflow on a small scale becomes a challenge as, in increasingly small areas, limiting the flow or wicking or capillary action of the solder—as well as maintaining a thermal solder reflow or bonding hierarchy that doesn't interfere with the attachment of nearby chips or other components or modules—becomes difficult to manage. Also solders in substantially small volumes become difficult to control compositionally due to mechanisms such as interdiffusion and consumption of noble metals and diffusion barriers that may be applied in the junction regions. Embrittlement of the joint are common issues from such problems. Exact height and position control also become a challenge when solder bumps or joints may be many 10's to 100's of microns in thickness even after reflow; meanwhile, an advantage present in a technology such as PolyStrata® technology is reproducibility and control of gaps and distances that may be on the order or several microns or less. A high degree of planarity may be crucial for making multiple micron-scale interconnections across large, multiple centimeter distances.

SUMMARY OF THE INVENTION

The present invention provides several innovations which can help enable systems, such as those described above, to be built with the desired modularity, while precision tolerances and high performance is maintained. For example, in a first inventive aspect the present invention may relate to formation mechanical structures in monolithically or sequentially formed planar subsystems that provide a spring force or clamping force within the microstructured metals and/or dielectrics by a deliberate design and tolerancing of elements disposed therein to create snap-together features that may elastically deform during the interconnection process and still maintain sufficient connection force after being joined. As used herein the terms “interconnected” or “interconnection” are defined to denote mechanically joined to create a system wherein the subsystems are in communication electrically, thermally, optically, and/or fluidically and are mechanically interlocked permanently or temporarily to form a desired system.

In a second inventive aspect, the present invention may provide innovations related to the first inventive concept in a somewhat different way to create “dry” planar subsystem to chip or component interconnects so that the chip does not need to be additionally packaged, and the “bare die” can be inserted and interconnected into the system and still removed to be replaced without rework that requires steps such as cutting wirebonds or desoldering bumps and/or removing difficult to service adhesive layers intended to be permanent.

In a third inventive aspect, the present invention may provide a solution to both alignment and clamping is the direct formation of precision holes within or at the edges of the 2.5D layers in layer by layer build process such as PolyStrata® process or even solid printing applications. (2.5D structures or devices are those which may have nearly any pattern within the plane of formation of a layer but the layer has a predefined thickness.) In a fourth inventive aspect, the present invention may provide the ability to create threaded holes using only a 2.5D build process. In a fifth inventive aspect, the present invention may provide a hole-shaped interconnection that permits connection from a coaxial transmission line to any industry standard pin connector.

In a sixth inventive aspect, the present invention may provide a method for utilizing precision fabrication techniques to create solder joints with controlled height, which is useful both for filters (setting capacitance), setting the precise height of cavities, and for ensuring good lifetime of a solder joint.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing summary and the following detailed description of exemplary embodiments of the present invention may be further understood when read in conjunction with the appended drawings, in which:

FIG. 1 schematically illustrates cross-sectional views of an exemplary mechanical latching clip in accordance with the present invention for joining two subsystems in the same plane as their formation, shown in both unjoined (upper) and joined, latched (lower) states;

FIGS. 2A, 2B schematically illustrate cross-sectional views of two exemplary styles of mechanical attachment interface for signal lines in accordance with the present invention, respectively, with each shown in both unjoined (upper) and joined (lower) states;

FIG. 3 schematically illustrates cross-sectional views of an exemplary orthogonally mated structures transmission line structures secured with a mechanical clip in accordance with the present invention, shown in both unjoined (upper) and joined, latched (lower) states;

FIG. 4 schematically illustrates cross-sectional views of an exemplary alternative mating structure for orthogonal connections between subsystems in accordance with the present invention, shown in both unjoined (left) and joined (right) states;

FIG. 5 schematically illustrates cross-sectional views of exemplary planar stacked subsystems secured with screws in accordance with the present invention shown in both unjoined (upper) and joined (lower) states;

FIG. 6 schematically illustrates an isometric view of an exemplary chip socket employing cantilever structures in the lid in accordance with the present invention to provide mechanical interface;

FIG. 7 schematically illustrate cross-sectional views taken along the section line A-A of FIG. 6 of an exploded (upper) and assembled (lower) cross-section views of an exemplary conceptual signal interconnect which places a chip in facedown position, and applies pressure to the back of the chip using a mechanically design cantilever to hold the chip in position;

FIGS. 8A, 8B schematically illustrate isometric exploded and assembled views, respectively, of an exemplary conceptual MMIC socket using cantilever beams to conduct RF and DC signals in accordance with the present invention;

FIGS. 9A, 9B schematically illustrate cross-sectional views of the exemplary conceptual signal interconnect of FIGS. 8A, 8B, respectively taken along the sectioning line B using the cantilever mechanical locking feature in accordance with the present invention as conductor;

FIG. 10 schematically illustrates cross-sectional views of an exemplary conceptual signal interconnect with dielectric support holding the interconnection in compression in accordance with the present invention, shown in both unjoined (upper) and joined, latched (lower) states;

FIG. 11 schematically illustrates cross-sectional views of exemplary highly toleranced alignment features, with tapered pins and holes allow for gross alignment by hand, shown in both unjoined (upper) and joined, latched (lower) states;

FIG. 12 schematically illustrates an isometric view of an exemplary self-mating, self-aligning substrate-free subsystem for use with a jumper interconnection in accordance with the present invention;

FIG. 13 schematically illustrates an isometric view of the exemplary self-mating subsystem of FIG. 12 with jumper assembly;

FIG. 14 schematically illustrates an exemplary alignment structure with tight tolerance on a single layer to mitigate layer registration related tolerancing issues in a 2.5-D process;

FIG. 15 schematically illustrates a cross-sectional view of exemplary tapered fins for gross alignment of two orthogonally mated substrate-free subsystems in accordance with the present invention, shown in both unjoined (upper) and joined, latched (lower) states;

FIG. 16 schematically illustrates isometric views of an exemplary micro-fabricated threaded screws hole (left) using a 2.5D, multi-layer process in accordance with the present invention, a standard screw used with a micro-fabricated threaded hole in accordance with the present invention (center), and a micro-fabricated threaded screw in accordance with the present invention (right);

FIG. 17 schematically illustrates an isometric (upper) and side elevation (lower) views of an exemplary micro-fabricated tunable cavity resonator filter integrating PolyStrata® threaded holes and threaded screws in accordance with the present invention;

FIG. 18 schematically illustrates a side elevation view of an exemplary connection between a coaxial connector, such as a 1.85 mm, 2.4 mm, 2.92 mm, 3.5 mm, or SSMA style connectors, and PolyStrata® coax-line in accordance with the present invention;

FIG. 19 schematically illustrates an isometric view of an exemplary connection between a coaxial connector inner pin and PolyStrata® center conductor line in accordance with the present invention;

FIG. 20 schematically illustrates an isometric cross-sectional view of the exemplary connection of FIG. 19 taken along the section line C-C;

FIG. 21 schematically illustrates an isometric view of the exemplary connector inner pin and PolyStrata® center conductor line of FIG. 19 with an exemplary top PolyStrata® enclosure to reduce radiation/loss of the transition structure;

FIG. 22 schematically illustrates a cross-sectional view of an exemplary precise thickness control used as a mechanical stop to control solder bond height in accordance with the present invention;

FIG. 23 schematically illustrates a cross-sectional view of an exemplary precise thickness control to control gap height;

FIG. 24 schematically illustrates a cross-sectional view of the use of an exemplary dielectric gasket to control bondgap height and cavity height, as well as prevent solder flow into the cavity, in accordance with the present invention;

FIG. 25 schematically illustrates the components of a micro-coaxial transition to hollow-core waveguide, an “E-plane backshort” in accordance with the present invention;

FIG. 26 schematically illustrates an exploded assembly view of the E-plane micro-coaxial transition to hollow-core waveguide for FIG. 25;

FIG. 27 schematically illustrates the assembled micro-coaxial transition to waveguide and the tool fixture containing hollow-core waveguide to which it mates; and

FIG. 28 schematically illustrates a top-down and cross-sectional view of a micro-coaxial transition to hollow-core waveguide of FIG. 25.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to the figures, wherein like elements are numbered alike throughout, the present invention provides several innovations which can help enable systems, such as those described above, to be built with the desired modularity, while precision tolerances and high performance is maintained. For example, in a first inventive aspect the present invention may relate to formation of mechanical structures in monolithically or sequentially formed planar subsystems that provide a spring force or clamping force within microstructured metals and/or dielectrics by a deliberate design and tolerancing of elements disposed therein to create snap-together features that may elastically deform during the interconnection process and still maintain sufficient connection force after being joined. For example first and second subsystems 14, 16 may be operably joined to one another via the action of a latching clip or spring 10 disposed on the first subsystem 14 which latches to a corresponding detent 12 on the second subsystems 16, FIG. 1. The mating junctions between the latching clip 10 and detent 12 may be designed to ensure there is suitable force between the mating or joined surfaces 15, 17 to show a negligible contact resistance between the typically metal to metal interface surfaces 15, 17, even under the added stress of mechanical or thermal changes, shocks, or vibrations that the junction may see during its intended use. The mating interconnections, such as latching clip 10 and detent 12, may be disposed between subsystems 14, 16 in the same plane as the plane of formation of the planar subsystems 14, 16 or may be to planar subsystems being joined orthogonally to the plane of their formation, or the mating interconnections may be joined at any angle in any plane in any desired configuration that can be designed and meet the intended purpose and function.

For example, for a lateral interconnection, physical interconnections between the substrate-free planar subsystems may take any number of forms as outlined in the figures. For example, planar coaxial waveguides 20, 21, 22, 23 may include center conductors having complementary angled end faces 24, 25 shown in FIG. 2A, or complementary stepped end faces 26, 27, shown in FIG. 2B. Interfaces may consist of direct butt connections, lap joints, sliding joints, or other mechanisms. Interconnections may fabricated proud or protruding from majority of the planar subsystems upper or lower surfaces, or regions of their end surfaces, to increase signal conductor interference and improve physical contact. This interference increasing feature can be readily seen with exemplary coaxial configurations in FIGS. 2A, 2B. Additionally, post-processed bumps or additional material may be also be added to increase the conductor interference after fabrication of the structure is complete.

Mating structures perpendicular to their plane of fabrication presents a different challenge, but the reward is drastically increased packing density, by more substantially utilizing the Z-dimension of the sub-system. For example, first and second subsystems 30, 31 incorporating coaxial waveguides may include a latching clip 32 and detent 33, respectively, similar to the latching clip 10 and detent 12 shown FIG. 1, and may be used to operably join first and second subsystems 30, 31 to effect electrical communication between the respective waveguides of the first and second subsystems 30, 31, FIG. 3.

Typical versions of structures made with the PolyStrata® or similar processes are sometimes called “2.5D” devices. This is because 2.5D structures or devices can have nearly any pattern in the plane of formation of that layer but the layer has a predefined thickness. That layer can be called a strata and it can contain one or more materials and when using a sacrificial mold or scaffolding material, regions of what will become empty space. Layer after layer are formed over each other creating many fused layers of one or more materials. In the exemplary PolyStrata® process that layer may be a metal and a dielectric. At the end of the formation of the laminate of many layers, the sacrificial material may be removed leaving the intended materials behind. A limitation of a 2.5D construction is that while it can have a nearly arbitrary definition in the plane of a particular strata or planar layer, there remains the difficulty that such clamping or snapping tongue-in-groove like structures are not readily fabricated out of the plane of fabrication. So for example, if we call out of the plane of fabrication (that is, out of the plane of the layer(s), e.g., the X-Y plane or dimension) as the vertical plane (that is, vertical being perpendicular to the plane of the layer(s), e.g., the Z-dimension or Z-direction), it is difficult to form a long vertical cantilever due to the excessive number of aligned layers required to make the structure. A somewhat related concept with advantages and challenges can be visualized for building structures out of LEGO® bricks.

Returning to FIG. 3, for systems fabricated using a 2.5D process, the mating structures, such as latching clip 32 and detent 33, for one of the two subsystems 30, 31 may be limited by available Z-dimensional stackup, meaning the limitations of the total available build height or number of layers that can be joined monolithically in a single sequential build. This limits the interface structures to rectangular features in a Z-direction. For this reason, the mechanical clips used for these parts will most often be fabricated on the orthogonal pieces, such as first subsystem 40. Mechanical latches or clips 32 and detents 33 may be made in the same process to allow temporary or permanent retention of the interconnected subsystems 30, 31. Typically, this results in a butt connection, but more complex sliding interfaces may be employed to take advantage of the relative rigidity of the center conductors in a longitudinal direction, FIG. 4. Specifically, first and second subsystems 40, 41 including coaxial waveguides with respective center conductors 42, 43 may include respective dielectric posts 48, 49 as both a guide and a means to keep the center conductor 42 of the first subsystem 40 in contact with the center conductor 43 of the second subsystem 41. For the center conductor 42 of the first subsystem 40, it is possible to take advantage of the superior definition of the 2.5D process in the X-Y dimensions to create complex and intricate structures.

Similarly, subsystems 50, 51 may be held in place by the use of tiny screws 52 of the type used in watch-making, PIM fasteners, cotter pins, dowels with locking mechanisms, or any of a number of other mechanical fastening systems, FIG. 5. While arrayed connectors such as motherboard and daughter card connectors exits, in this case there are no separately formed connectors that are joined to a circuit board substrate. Instead, the interconnections are designed into terminal ends of the DC and RF transmission lines that form the substrate free planar subsystems.

For example, FIG. 5 schematically illustrates a close-up cross-sectional view of a region of primarily air-dielectric coaxial transmission lines in each of two planar subsystems or modules, 50 and 51 that are being assembled by compression using screw 52. A cross-sectional view of the coaxial transmission line can be seen for each part. Most of the center conductor is shown parallel to the plane of fabrication, and turning out of plane to opposing surfaces near the entry point for the screw. The center conductors are supported using dielectric supports located above and below the center conductor in proximity to where the center conductors turn out of plane. Each terminate near, and slightly beyond, the a surface of their respective ground planes. Thus, center conductors in the top view of FIG. 5 can be made to protrude slightly beyond past the surrounding ground plane for each opposing part. By doing so when the two halves are aligned, assembled, and compressed together, the opposing terminal ends of the center conductors will slightly deflect with a cantilever motion constrained by the dielectric blocks as well as the need to achieve planarity between the two parts ground planes when under compression. This pressure may be achieved in this case by inserting and tightening screw 52 into a lower region not shown. This compressive force can be engineered through several factors, including the choice of materials for the metal and dielectric, the dimensions and positions of the center conductors and dielectric blocks, the length of center conductor located past the final dielectric block, and the degree of protrusion of the terminal ends of the center conductors above their surrounding ground planes as found in their non-compressed state. The level of force can therefore be engineered to ensure a low resistance continuous DC connection is achieved between these conductors that will be maintained even under typical conditions of mechanical shock and vibration as well as thermal shock and thermal cycles. A noble surface finish for the conductors such a gold may be chosen for the surfaces in the region of contact to ensure low contact resistance is maintained before the parts are assembled. Through techniques such as these, several or even hundreds of DC and RF connections can be made between free-standing planar subsystem boards such as those build using the PolyStrata process. Such connections may be typical in building complex systems such as phased arrays where layers may include feeds to hundreds of antenna elements, distribution networks, and layers of active devices. A benefit of this type of assembly over solder reflow attachment if the ability to test the system and replace layers if needed. While such connections may be used independent of a semi-permanent attach such as solder, they may also be used to the system before additional surface layers of solder are reflowed to make the connections semi-permanent.

In concert with these mating structures, tightly toleranced alignment features may be critical to the high-accuracy placement necessary to make high-quality interconnections for less than 10 to several to 1 micron accuracy. In particular, mating cycles where it is desired to make large numbers of interconnections in a single cycle require, in addition to high degrees of planarity and uniformity, highly accurate placement in all three dimensions. Alignment features may take the form of interlocking structures, lap joints, sliding structures, or visual alignment marks. Ideally, such alignment marks may incorporate features which facilitate self-alignment and/or coarse alignment, allowing the key aspects of the assembly of the substrate-free planar subsystems, as wells the joining of said subsystems together into systems, by hand and/or without the requirement of high-precision placement machines. Eliminating the requirement where possible for these machines is desirable since micron accuracy chip placement tools, or automation stations with micron accuracy robotic motion, can cost on the order of hundreds of thousands to millions of US dollars. These self-aligning features might include tapered pin-and-hole structures, nested visual crosshairs, or diagonal features on interlocking fins, which will be described in more detail below in connection with inventive concept three.

In a second inventive aspect, the present invention may provide innovations related to the first inventive concept in a somewhat different way to create “dry” planar subsystem to chip or component interconnects, so that the chip does not need to be additionally packaged, and the “bare die” can be inserted and interconnected into the system and still removed to be replaced without rework that requires steps such as cutting wirebonds or desoldering bumps and/or removing difficult to service adhesive layers intended to be permanent, FIG. 6. To achieve this elusive solution, a lower planar subsystem 68 of the present invention may employ a bare die socket 69. In such a bare die socket 69 the electrical or electrical and thermal interconnect may be achieved by cantilever probe 62 or spring forces between DC and RF transmission lines of upper and lower planar subsystems 60, 68 and a chip 65. The spring forces may be applied for example by using a clam-shell design for the sub-systems 60, 68 such that the chip 65 with bond pads 67, FIG. 7, is mounted face down into a socket 69, FIG. 6. The spring forces are illustrated in the flexed cantilever probes 62 illustrated in the lower panel of FIG. 7. The socket 69 may include spring-loaded electrical interconnects, and the chip 65 may have a thermal back surface applied. The upper and lower planar subsystems 60, 68 may be screwed down with screws provided in holes 64, 66, as shown in FIG. 6, until the thermal back surface is in compression into the chip socket 69 provided by the upper and lower planar subsystems 60, 68 to compress the chip 65 into thermal and electrical communication, FIGS. 6, 7.

A similar arrangement can be done with the chip 85 face up and the electrical interconnect being transferred and applied by a specially constructed 80 to complete the test socket via the very same cantilever beams 82 which provide the force to hold the chip 85 in place against a handling plate 88, FIG. 8A. Often, high-value MMICs will be permanently attached to plates of CuMo, CuW, or brass via epoxy or solder to improve thermal performance, improve CTE match to the tooling, or to alleviate general handling concerns. The handling plate 88 can be secured using in-process mechanical features, or additional fastening structures such as screws or clips. The cantilever beams 82 can be used to connect DC power and signals as well as RF signals and ground planes, FIGS. 8A, 8B, 9A, 9B. The cantilever beams 82 may have post-processed material applied to their tips to increase the deflection and improve contact and may include dielectric posts 87, as shown in FIGS. 9A, 9B, in a similar manner to the dielectric posts 48, 49 of FIG. 4. For RF transitions, one may optionally coat the interconnecting cantilever beams 82 with a dielectric to achieve a capacitive connection. A third implementation of this concept may include a compressible pad 108 made of dielectric or other material disposed within the lid 100, which dampens the cantilever motion effect of the signal probe cantilever 102. This allows for less range of motion, and increases the pressure on the chip bond pads 107 of the chip 105 as the lid 100 and base 110 are joined, thereby reducing potential interface issues, FIG. 10.

By any such means the bare chip 85 may be replaced simply by removing the screws or other fastening elements, and removing any thermal grease or other transfer medium such as a phase change medium. Since no wirebonds, wedgebonds, or desoldering steps are needed, the bare chip 85 may be readily replaced, and, because there is no intermediate packaging of the chip, the parasitics of packaging the chip 85 may be minimized. This is particularly true when using PolyStrata® technology, since coax to CPW probe transitions may be employed—directly interfacing the planar subsystem transmission lines to the chip 85 without needing a separate chip package. As testing of the planar subsystem of lid 80 and handling plate 88 may be desired in advance of inserting the desired chips 85, dummy through-line structures may be inserted instead and removed in the same way. Butt-coupled junctions both in and out of plane may also be designed to have some degree of spring force, such as one may find in a cantilevered probe 82; however, to have a suitable sustaining force between formed subsystems, the layers require both precision alignment and mechanical clamping. Such structures and approach of the present invention of using a compression and spring force based electrical interconnect for bare chip 85 can greatly increase the speed of assembly while reducing un-necessary bulk, size, and cost and while improving performance. Alternatively, this arrangement may be desirable as a means to qualify chips which require complex environmental conditions or complicated passive networks to perform their desired functions. For example, a MMIC which requires placement in a custom cavity, with a complex bias network.

In a third inventive aspect, the present invention may provide a solution to both alignment and clamping is the direct formation of precision tapered holes 114 within or at the edges of the 2.5D layers in layer by layer build process such as PolyStrata® process or even solid printing applications, FIG. 11. In this regard, in one exemplary configuration, first and second modules 110, 112 may include a mating tapered hole 114 and tapered alignment pin or dowel 116. The tapered holes 114 within or at the edges of the 2.5D layers of the first module 110 can be used to align independent modules 110, 112 of PolyStrata® assemblies by receiving tightly toleranced tapered pins or dowels 116 which force the alignment of layers and through which a layer to layer alignment ranging from microns to submicron can be accomplished depending on the relative dimensions and tolerances of the tapered pins or dowels 116 and the formed PolyStrata® process tapered holes 114. Furthermore, a semi-permanent downward force can be applied using small screws 118 placed through corresponding screw holes 111, 113 of the first and second modules 110, 112, respectively. Screws 118 such as those employed historically in the precision mechanical wrist-watch industry may be used. The PolyStrata® modules 110, 112 may be formed and interconnected in both in-plane and perpendicular to the plane of their original formation. A great advantage of this approach for these meso-scale assemblies is that suitable forces may be created in the layer to layer coaxial or DC junctions, particularly between gold coated surfaces, such that a solder interface—for example one produced by the reflow of solder bumps—may not be needed. Instead, proper mechanical means may be designed into the PolyStrata® substrates or module fabrics to distribute the downward forces in the ground planes and suspended transmission lines using appropriate cantilever design.

Separate substrate-free sub-systems, which may comprise chips and other devices hybridly or monolithically, may also be formed in a plane using a modular build. It is desirable that these sub-systems contain testable circuits and that sub-systems, also called modules, can be precisely aligned and interconnected. Preferably such precision alignment and interconnection may be performed by hand assembly without needing expensive tools and machines to align, move, register, and bond the sub-systems or modules. As frequency increases and dimensions go down, for example in modules that may contain signals or power at 40 or 100 GHz, precision registration and alignment of the transmission lines may be required that allow one module to be in electrical communication with another. These needs can be met when constructing larger planar substrate-free subsystems from smaller ones by monolithically incorporating mating features for mechanical interlocking.

For an orthogonal interconnection, additional approaches are available, given the dimensional accuracy in the orthogonal part. For example, a first subsystem 150 may be provided with the tapered structure, such as a tapered fin 153, which is configured to self-guide into a hole 154 provided in a second subsystem 152, to effect alignment between the first and second subsystems 150, 152, FIG. 15. The tapered edges of the fins 153 allow for self-alignment, guiding the parts into their tightly tolerance final, attached state. The tapered fin 153 and hole 154 may facilitate gross alignment. Alignment features may be provided in the form of tapered fins 153, as shown in FIG. 15, or any other of a number of shapes. For planar or lateral mating, including stacking, alignment features may take advantage of the high dimensional tolerances available in X-Y dimensions relative to those available in Z dimensions. A gross alignment structure would allow for the parts to be mated without the use of sub-micron accurate placement tools. The coarse alignment could be provided take by the tapered pins 116 and tapered hole 114, FIG. 11, slanted diagonal mating surfaces, FIG. 15, dielectric gaskets, or a number of other structures. Alignment features designed to be universal may also be key.

Dispensing with male and female interconnection structures may drastically reduce complexity and the required number of parts needed to yield a system or subsystem. Such alignment features would ideally be self-aligning and self-mating. Instead of circular holes, a variety of other shapes would lend themselves to alignment, and could provide directionality, reducing the need for multiple alignment marks across a part. For example, as variously shown in FIGS. 12 and 13, a first and second modules 120, 126 may be provided with a self-mating slots 122, 122 a and a self-mating tabs 124, 124 a, where the tabs 124, 124 a are configured to mate with the slots 122, 122. Such mechanical interlocking features as self-mating slots 122, 122 a and tabs 124, 124 a can then register input and output ports 128, 128 a of the first and second modules 120, 126 in a way that a third planar-subsystem “jumper” 125 may be aligned and bonded in place, FIG. 13. This may be achieved by forming additional monolithic alignment features, such as tapered pins 123, 123 a in the same build sequence that forms the in plane alignment between the two planar subsystems to align the first and second modules 120, 126 to tapered holes 127 of the jumper 125, FIG. 13. These additional alignment features in the form of tapered pins 123, 123 a, may protrude above the plane containing the first and second modules 120, 126 to precisely register the jumper 125 providing the microwave and DC interconnect function between the ports 128, 128 a of the first and second modules 120, 126, FIG. 13.

In a 2.5-D subsystem, layer to layer misalignment, though slight, may necessitate an increase of tolerance on the alignment features, reducing the possible alignment accuracy for interconnections. To mitigate this effect, an approach is to tightly tolerance a single layer and its mate, as shown in FIG. 14. In a layer by layer additive build, the alignment accuracy between the fused layers may be ultimately limited by some mechanism of human and/or machine motion. For example, if the layers are defined using a contact mask aligner, one may be limited by the ability to resolve the edges of alignment features on the wafer and/or the ability to mechanically align and a photomask to those features. Typically such alignments are on the order of +/−several to one micron for very thick layers (such as 100 or more microns thick). Regardless of the way a misalignment might happen, if it does, improved alignment can be achieved by relying on only one layer in each independent piece that is being assembled. In FIG. 14, a first component 126 having a pin 123 a may be a part comprised of a layer by layer build, in this case 6 layers are shown each of a determined thickness. A second component 125 may be comprised of 5 layers shown. To more accurately register these two components 125, 126 with respect to each other any layer to layer misalignment introduced in their fabrication (not shown) can be eliminated by using only the 4th layer in component 126 and the 3rd layer in component 125 to achieve the component to component registration, which would be limited to the gap 127 between them. After the components 125, 126 are assembled, component 125 being placed onto 126, they may be locked in place using a screw 140 that threads into a region of component 126 or into a region below component 126.

In a fourth inventive aspect, the present invention may provide the ability to create threaded holes using only a 2.5D build process, FIG. 16. Typically threaded holes follow a continuous screw pattern. However in a 2.5D build, an functionally equivalent structure to a continuous screw pattern can be made normal to the strata planes and also parallel to strata planes. A PolyStrata® threaded hole can be used to attach passive and active devices to PolyStrata® parts and also to attach two PolyStrata® pieces together. The PolyStrata® threaded hole eliminates the need for extra non-PolyStrata® tooling with threaded holes. Unlike normal tapped holes in tooling, the PolyStrata® threaded hole has a photo-lithographically defined diameter and location. Therefore, the PolyStrata® threaded hole can be used for accurate alignment, eliminating the need for extra alignment features either in tooling or in other areas of the PolyStrata® part. If using screws, this may be the lowest weight design for non-permanent attach to substrate free planar subsystems. The left panel in FIG. 16 schematically illustrates an example of stepwise thread holes 160 fabricated normal to the strata plane. Rather than contain a single continuous spiral thread, which is not possible due to the 2.5D nature of a layered build process, individual, planar, circumferential arcs 161, 162, 163 may be disposed in separate strata layers in angular offset locations from one another to approximate a continuous spiral thread in a stepwise- or digitized-manner. The PolyStrata® threaded hole 160 can be used to attach passive and active devices to PolyStrata® parts and also to attach two PolyStrata® pieces together. The PolyStrata® threaded hole 160 eliminates the need for extra non-PolyStrata® tooling to make continuously spiral-threaded holes. For instance, the center panel in FIG. 16 schematically illustrates the use of a standard screw 165 within a stepwise threaded hole 160. In addition the right panel in FIG. 16 schematically illustrates a micro-fabricated stepwise threaded screw 168 comprising circumferential arcs 169 disposed in separate strata layers in angularly offset locations from one another to approximate a continuous spiral thread on the screw 168. This new micro-fabricated threaded hole 160 permits the use of miniature sized screws needed for micro-assembly of parts requiring very-compact form factor. Furthermore, unlike normal tapped holes in tooling, the PolyStrata® threaded hole 160 has a photo-lithographically defined diameter and location. Therefore, the PolyStrata® threaded hole 160 can be used for accurate alignment, eliminating the need for extra alignment features either in tooling or in other areas of the part. By enabling micron level accuracy positioning very sensitive devices such resonators or filters can be fabricated and tune using this micro-screws.

For example, FIG. 17 schematically illustrates an example of 60 GHz 5-pole cavity filter 170. The dimensions of the cavity are 6 mm in length and 2 mm in width. The micro-fabricated screws 172 have a diameter of 200 um. Using this novel approach a small tapped screw hole may be realized accurately and the diameter of the thread be positioned with micron scale accuracy. This approach offers re-workability of parts by providing the ability to screw and unscrew the part, as well as tunability and reduced weight due to the small size of the PolyStrata® screws relative to precision standardized miniature screws, typically available off-the-shelf, and usually made by die-turning, lathe, CNC or other precision machining operations.

In a fifth inventive aspect, the present invention may provide a hole-shaped interconnection that permits connection from a coaxial transmission line to any industry standard pin connector 182, 184. FIG. 18 illustrates an interconnection with a 2.4 mm connector, however the design is functionally equivalent when applied to any coaxial connector such as SMA, SSMA, 1.0 mm, 1.85 mm, 2.92, mm or 3.5 mm. In this example, an RF signal can pass through one connector 182; enter the coaxial transmission line of a transition structure 180 and transition back to the second connector 184. FIGS. 19 and 20 schematically illustrate a donut shape transition 187 from a connector pin 186 to the coax-line 183 of the transition structure 180. Other shapes could be used to transition such as rectangular or square shape. This hole-shaped connection enables better position accuracy between the connector input pin 186 and the coaxial line 187 than previous approach like standard PC board connectors. Using this transmission module 180, the electrical performance of the transition is improved due to a better mechanical positioning of the pin 186 in relation to the coax line 187. PolyStrata® micro-fabrication or a similar additive build process also offers tighter tolerance resulting in better RF performance and more reproducible results. Such higher performance transition becomes critical for high volume and frequencies above 10 GHz.

The electrical assembly can be performed using solder or conductive epoxy. For certain applications and at certain frequency, it is also possible not to use any solder or conductive adhesive and only rely on capacitive RF coupling to provide the signal interconnection. The performance can be further improved by closing the top of the transition structure 180 with an optional top plate 190, FIG. 21. The top plate 190 may stop any radiation loss due from the pin 186 or the transition 187, significantly reducing the loss.

In a sixth inventive aspect, the present invention may provide a method for utilizing precision fabrication techniques to create solder or epoxy joints with controlled height. This is useful both for filters (setting capacitance), setting the precise height of cavities, and for ensuring good lifetime of a solder or epoxy joint. The height of a solder joint is often a critical element in the lifetime of the joint since it plays a key role in defining the stress that occurs in the solder over time. Utilizing this approach, all solder joints in a system can be designed to have a desired thickness with micron scale accuracy over the entire system.

In the configuration illustrated in FIG. 22, solder paste 221 may be applied to horizontal PolyStrata® piece 222 before assembly. A vertical PolyStrata® piece 220 may then be aligned and pushed down with sufficient force that the vertical PolyStrata® piece 220 rests against the horizontal piece 222. The solder 221 is then reflowed. During reflow, pressure is continuously applied such that the final thickness of the solder to 21 is set by a value determined by the design of the vertical PolyStrata® piece 220. This same technique to join pieces 226, 228 can be used to create gaps with precise control over the final thickness of the gap as schematically illustrated in FIG. 23. A third exemplary implementation of this concept can be realized utilizing a precision fabricated collar or gasket 225 of incompressible dielectric material. In this configuration, the precise height of the solder bondline 227 is set by a combination of the thicknesses of PolyStrata® pieces 220, 222 and the thickness of the dielectric gasket 225. The dielectric gasket 225 in this instance may also function as a wick-stop or surface-flow stop, preventing solder from entering the cavity 224 and affecting its performance.

In a seventh inventive aspect, the present invention relates to hollow waveguide structures, as follows. While air dielectric coax and strip-line waveguides structures are low loss and support a wide bandwidth, there is currently no known technology that can rival the loss per unit length of hollow waveguide structures. Meanwhile when interfacing to chips, the ability to reduce size and distance associated with other waveguide structures such as coax, microstrip, CPW, stripline, and suspended stripline structures, are better able to interface to microchips such as MMICs. It is therefore desirable to be able to move between waveguide structures such as micro-coax and hollow waveguide as needed depending on the function to be achieved in a component, circuit, subsystem, or system. A coaxial mode is transferred into a radiative mode to launch a wave into a hollow waveguide, using what is called an E-probe or an H-probe. These terms are commonly known in the art and refer to the electric or magnetic field orientation of the transition structure and hollow waveguide. These transition structures are increasingly sensitive to fabricated and assembled dimensions and tolerances with increasing frequency. Thus we present techniques applicable to a 2.5D or 3D fabrication processes to enable their integration and incorporation with the tolerances and precision required. They are particularly useful as frequency moves to mm-wave and sub-mm wave frequencies such as 60, 70, 100, 200 GHz or more.

FIGS. 25-28 show an example of the use of two parts fabricated in the PolyStrata® process, and two screws used for assembly 307. Component 301 is referred to as the back-short lid. Component 302 is a region of waveguide for a wave propagating up the page into the hollow waveguide cavity region 306. The wave is converted to and from a coaxial waveguide mode using e-probe transition feature 305 which becomes part of the center conductor of the coax, the outer conductor of which exits to the right of the page. The lid 301 is placed on the waveguide to coax transition 302 and the parts are in continuous electrical connection using compression applied by the screws once assembled.

These and other advantages of the present invention will be apparent to those skilled in the art from the foregoing specification. Accordingly, it will be recognized by those skilled in the art that changes or modifications may be made to the above-described embodiments without departing from the broad inventive concepts of the invention. It should therefore be understood that this invention is not limited to the particular embodiments described herein, but is intended to include all changes and modifications that are within the scope and spirit of the invention as set forth in the claims. 

What is claimed is:
 1. A microstructure, comprising: a first microstructural element having a plurality of fused layers of a material, each layer parallel to an upper surface of the first microstructural element, the first microstructural element having a first mating edge; a second microstructural element having a plurality of fused layers of a material, each layer parallel to an upper surface of the second microstructural element, the second microstructural element having a second mating edge, the second mating edge disposed adjacent the first mating edge; and a jumper having a plurality of fused layers of a material, the jumper disposed at the upper surfaces of the first and second microstructural elements at a location spanning the first and second mating edges and attached to each of the first and second microstructural elements to join the first and second microstructural elements to one another.
 2. The microstructure according to claim 1, wherein the first microstructural element includes an alignment feature and the jumper includes a corresponding alignment feature for mating with the alignment feature of the first microstructural element.
 3. The microstructure according to claim 2, wherein the alignment feature of one or more of the first microstructural element comprises a plurality of the fused layers.
 4. The microstructure according to claim 2, wherein the alignment feature of one or more of the first microstructural element and jumper comprises a pin.
 5. The microstructure according to claim 2, wherein the alignment features of one or more of the first microstructural element and jumper comprises a tapered pin.
 6. The microstructure according to claim 5, wherein the taper includes a portion in a selected layer that is wider in the plane of the layer than a taper portion disposed in a layer adjacent the selected layer.
 7. The microstructure according to claim 1, wherein the jumper is bonded to the first and second microstructural elements.
 8. The microstructure according to claim 1, comprising a screw disposed in the jumper and the first microstructural element.
 9. The microstructure according to claim 1, comprising a screw disposed in the first microstructural element that threads into a region below the first microstructural element.
 10. The microstructure according to claim 1, wherein the first microstructural element includes an opening disposed therein in registration with a corresponding feature of the jumper.
 11. A microstructure, comprising: a first microstructural element having a plurality of fused layers of a material, each layer parallel to an upper surface of the first microstructural element, the first microstructural element having a first mechanical interlocking feature disposed at an edge thereof; and a second microstructural element having a plurality of fused layers of a material, each layer parallel to an upper surface of the second microstructural element, the second microstructural element having a second mechanical interlocking feature disposed an edge thereof and interlocked with the first mechanical interlocking feature to join the first and second microstructural elements.
 12. The microstructure according to claim 11, wherein the first mechanical interlocking feature comprises a self-mating feature.
 13. The microstructure according to claim 11, wherein the first mechanical interlocking feature comprises a slot and the second mechanical interlocking feature comprises a tab.
 14. A microstructure comprising a first microstructural element having a plurality of fused layers of a material arranged to provide a hole having a plurality of circumferential arcs disposed about the periphery thereof, each circumferential arc disposed in a separate layer of the fused layers, and each of the circumferential arcs disposed at an angularly offset location from one another.
 15. The microstructure of claim 14, comprising a second microstructural element having a plurality of fused layers, at least one selected layer of the second microstructural element having a circumferential arc configured for mating with the circumferential arcs of the hole of the first microstructural element.
 16. The microstructure of claim 14, wherein the hole is a stepwise threaded hole.
 17. A method of forming a microstructure by a sequential build process, comprising depositing a plurality of layers over a substrate, wherein the layers comprise one or more of a metal material and a sacrificial material, thereby forming a structure above the substrate, the structure comprising a plurality of fused layers of the metal material arranged to provide a hole having a plurality of circumferential arcs disposed about the periphery thereof, each circumferential arc disposed in a separate layer of the metal layers, and each of the circumferential arcs disposed at an angularly offset location from one another.
 18. The method according to claim 17, wherein the method includes the step of removing the sacrificial material.
 19. The method according to claim 17, wherein the step of depositing a plurality of layers comprises photo-lithographically depositing the layers to define a diameter and location of the hole.
 20. A method of forming a microstructure by a sequential build process, comprising depositing a plurality of layers over a substrate, wherein the layers comprise one or more of a metal material and a sacrificial material, thereby forming a structure above the substrate, the structure comprising a plurality of fused layers of the metal having circumferential arcs disposed in separate layers of the metal in angularly offset locations from one another to provide a stepwise threaded screw.
 21. The method according to claim 20, wherein the method includes the step of removing the sacrificial material.
 22. The method according to claim 20, wherein the step of depositing a plurality of layers comprises photo-lithographically depositing the layers. 